





X11 DIS (14" / 15" / 17") Chocolate X11 Intel Crescent Bay ULT Platform Block Diagram




www.vinafix.com




Processor pull-up (CPU)




Haswell ULT Processor (DDR3L)



PROJECT : X11
Quanta Computer Inc.




Lynx Point-LP Platform Controller RDHub
(HDA,JTAG,SATA)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	Circuit						
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode							
SDIO_D0 /GPIO66	Top-Block Swap	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)							
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up							
HDA_SDO /I2S0_TXD	Flash Descriptor Security Only for Interposer	PWROK	0 = Default (weak pull-down 20K) 1 = Can be Overriden	+3V_RTCO—R575—330K_4—PCH_INVRMEN						
				30 GPIO33_EC—R581—1K_4—ACZ_SDOUT						
GPIO0_MOSI /GPIO86	Boot BIOS Selection	PWROK	<table border="1"><thead><tr><th>GNT0#</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>LPC</td></tr><tr><td>0</td><td>SPI(Default)</td></tr></tbody></table>	GNT0#	Boot Location	1	LPC	0	SPI(Default)	
GNT0#	Boot Location									
1	LPC									
0	SPI(Default)									
GPIO15	TLS Confidentiality	PWROK	0 = ME Crypto Transport Layer Security cipher suite with no confidentiality(Default) 1 = Intel ME Crypto TLS cipher suite with confidentiality							
DSWVRMEN	Deep Sx Well On-Die Voltage Regulator Enable	ALWAYS	Should be always pull-up	+3V_RTCO—R576—330K_4—DSWVRMEN 6						
				<div>30 PCH_SPI_CS0#_R—PCH_SPI_CS0#_R</div> <div>30 PCH_SPI1_CLK_R—PCH_SPI1_CLK_R</div> <div>30 PCH_SPI1_SI_R—PCH_SPI1_SI_R</div> <div>30 PCH_SPI1_SO_R—PCH_SPI1_SO_R</div>						

RTC Clock 32.768KHz	
---------------------	--




no stuff If use green Clock

RTC Circuitry(RTC)



HDA Bus(CLG)




GPIO Pull UP




Vender	Size	P/N
EON	8MB	AKE3EZN0Q01 (EN25QH64-104HIP)
Winbond	8MB	AKE3EFP0N07 (W25Q64FVSSIQ)
GigaDevice	8MB	AKE3EGN0Q01 (GD25B64BSIGR)
Socket		DFHS08FS023

4M SPI ROM Socket



U23&U24 footprint 要重疊

PCH SPI ROM(CLG)






PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number ULT 6/9(SATA/HDA)	Revision 1A
Date: Tuesday, January 06, 2015	Sheet 7 of	40

Lynx Point-LP Platform Controller Hub
(HDA, JTAG, SATA)


PCI/USBOC# Pull-up(CLG)




SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)



CLK_REQ/Strap Pin(CLG)



SMBus/Pull-up(CLG)






PROJECT : X11
Quanta Computer Inc.


Size	Document Number	Rev
Custom	ULT 7/9 (PCIE/USB/CLK)	1A
Date: Monday, January 05, 2015	Sheet 8 of 40	

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) Haswell (GPIO)

09




GPIO Pull-up/Pull-down(CLG)



Close to EC




Model	BOARD_ID[8:7]	BOARD_ID[6:5]	Board ID [4:3]	BOARD_ID[2:1]	BOARD_ID0
Definition	Reserve (Default = 00)	Reserve (Default = 00)	00 Single Rank (X12) 01 Dual Rank (X12) 10 Meso-AMD (X11) 11 Reserve	00 14" 01 15" 10 17"	0 : UMA 1 : DIS







PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number ULT 8/9 (GPIO/MISC)	Rev 1A
Date: Monday, January 05, 2015		Sheet 9 of 40

Lynx Point-LP Platform Controller Hub (HDA,JTAG,SATA) (POWER)






DIMM & Footprint 同Joshua提供



M_A_DQ[63:0] 3

ERD




6,7,8,9,10,11,13,22,23,24,25,26,27,29,30,35,36 +3V

2,4,13,33 +1.35VSUS



13,33 +0.65V_DDR_VTT

13 +SMDDR_VREF_DIMM

For EMI RESERVE




Place these Caps near So-Dimm0.




DIMM & Footprint 同Joshua提供

M_B_DQ[63:0] 3




DDR3-DIMM1_H=4.0_RVS
ddr-ddr3k-20401-tp4b-204p-smt
DGMK0000158



DDR3-DIMM1_H=4.0_RVS
ddr-ddr3k-20401-tp4b-204p-smt
DGMK0000158


Local Thermal Sensor

mv可移除




Main:AL001412003 EMC1412-1-ACZL-TR(98h)
2nd:AL000431014 TMP431ADGKR(98h)

DDR3L SODIMM ODT GENERATION




Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector



VREF DQ1 M1 Solution







PROJECT : X11
Quanta Computer Inc.


Size	Document Number	Rev
Custom	DDR3 DIMM1-RVS(4.0H)	1A
Date: Monday, January 05, 2015	Sheet	40

Platform	Type	P/N
Carrizo _{HP}	Gen 3	CH4222K9B04 _{RD}
Carrizo-L	Gen 1/Gen 2	CH4102K1B03

9/2: CZ use 0.22u(Gen 3) ; CZ-L use 0.1u(Gen 2)



		PROJECT : X11	
		Quanta Computer Inc.	
Size	Document Number	TOPAZ S3 PCIE/DP power	1A
Monday, July 05, 2015	Sheet	14 of	43



MLP Implementation

- Connect GPIO_28 to LDK pulled up to enable MUPS
- If any of PS_0/1/2/3 is not used, leave "MUPS" empty
- R_{pu}, R_{pd} and C must be properly populated per tables below
- Place MUPS circuit components as close to the ASIC as possible
- Total DC resistance between PS pin and C should be less than 2 ohms
- Total DC resistance of trace between C and ground should be less than 2 ohms
- Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance


C (pF)	Bits(5,4)
680	00
82	01
10	10
NC	11

R _{pu} (Ohm)	R _{pd} (Ohm)	Bits(3,2,1)
NC	4750	000
8400	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5630	101
3400	10000	110
4750	NC	111

BITS => BIT0		MLPS Bit	Strap Name	Description	Recommended Settings
PS0	=> 11001	PS_0[1]	ROM_CONFIG[0]	If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG[0] defines the ROM type.	Design dependent, see the description.
PS1	=> 11000	PS_0[2]	ROM_CONFIG[1]		
		PS_0[3]	ROM_CONFIG[2]	If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG[0] defines the primary memory aperture size. See Primary Memory Aperture size (p.29).	
PS2	=> 11000	PS_0[4]	N/A	Reserved for internal use only. Must be 0 at reset.	1
PS3	=> 11000	PS_0[5]	N/A	Reserved.	1
		PS_1[1]	STRAP_BIF_GEN3_EN_A	PCie GEN3 capability. 1 = PCie GEN3 is supported. 0 = PCie GEN3 is not supported.	Design dependent, see the description.
		PS_1[2]	STRAP_BIF_CLK_PM_EN	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQ#). 0 = The CLKREQ# power management capability is disabled 1 = The CLKREQ# power management capability is enabled	0
		PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
		PS_1[4]	STRAP_TX_CFG_DFG_FULL_SWING	Control the transmitter full-half-swing mode 0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
		PS_1[5]	STRAP_TX_DEEMPH_EN	PCI EXPRESS® transmitter, de-emphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
		PS_2[1]	N/A	Reserved.	0
		PS_2[2]	N/A	Reserved.	0
		PS_2[3]	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
		PS_2[4]	N/A	Reserved.	1
		PS_2[5]	N/A	Reserved.	1
R4188	"100KF" 4	PS_3[1]	BOARD_CONFIG[0]	Board configuration related strapings, such as for memory ID	Design dependent, see the description.
R4200	"100KF" 4	PS_3[2]	BOARD_CONFIG[1]		
R4202	"100KF" 4	PS_3[3]	BOARD_CONFIG[2]		
		PS_3[4]	N/A	Reserved.	1
		PS_3[5]	N/A	Reserved.	1

PS_3[3:1]	Vendor	Model	Vendor P/N	PU	PD
000	Myria	256Mx16 *4, 900MHz	HUT4563CPR-HOC	NC	4.75K
001	Samung	256Mx16 *4, 900MHz	K4W4G1646E-BCLA	8.45K	2K
010	Micron	256Mx16 *4, 900MHz	MT41J256M16HA-093G:E	4.53K	2K
011					
100					
101					

	CS24752FB12
CS28452FB12	CS22002FB19
CS24532FB08	CS22002FB19



CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET

RECOMMENDED SETTINGS
0= DO NOT INSTALL RESISTOR
1 = INSTALL 3K RESISTOR
X = DESIGN DEPENDANT
NA = NOT APPLICABLE



STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X
RSVD	GPIO2	RESERVED	0
RSVD	GPIO8	RESERVED	0
BIF_VGA_DIS	GPIO9	VGA ENABLED	0
RSVD	GPIO21	RESERVED	0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/W/histler)	0
RSVD	H2SYNC	RESERVED	0
AUD[1] AUD[0]	HSYNC VSYNC	SEE DATABOOK FOR DETAIL SEE DATABOOK FOR DETAIL	0 0
RSVD	GENERICC	RESERVED	0

NOTE1: AMD RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.


GPIO21 H2SYNC GENERICC GPIO8 GPIO2

POWER UP / POWER DOWN SEQUENCE



PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
	TOPAZ_S3_GND/LVDS/Strap	1A
Date:	Monday, January 05, 2015	Sheet 16 of 43




+1.35V_VGA	18,19,37
+1.8V_VGA	14,15,27,37,39
+1.0V_VGA	14,39
+VGA_CORE	37,38




PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
	TOPAZ S3 Power	1A
Date:	Monday, January 05, 2015	Sheet 17 of 43




PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
	TPOAZ_S3_MEM_Interface	1A
Date:	Monday, January 05, 2015	Sheet 18 of 43




ERD



PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number Sun S3 VRAM(DDR3 BGA96P)	Rev 1A
Date: Monday, January 06, 2018		Sheet 20 of 43

ERD



PROJECT : X11
Quanta Computer Inc.


Size Custom	Document Number Sun S3 VRAM(DDR3 BGA96P)	Rev 1A
Date: Monday, January 06, 2018		Sheet 21 of 43

EDDID EEPROM
VCC


DP2LVDS VCC

HPD

<=100ms







LVDS Only



6,7,8,9,10,11,12,13,23,24,25,26,27,29,30,35,36 +3V

L10: need use CV-4709MN00 for Vendor suggestion


















SWR MODE	LDO MODE
Stuff L10	Stuff R59




PROJECT : X11
Quanta Computer Inc.


Size	Document Number	Rev
Custom	RTD2136	1A
Date: Monday, January 05, 2015	Sheet 22 of 40	

LID Switch




24








H1
*INTEL-BKT-SHARK-ULT




Touch Pad Connector







KEYBOARD Con.



FAN



KEYBOARD PULL-UP




PROJECT : X11
Quanta Computer Inc.

Size Custom	Document Number PB/TP/KB/FAN/EMI Cap	Rev 1A
Date: Monday, January 05, 2015	Sheet 26 of 40	

TPM (2.0)


Address

	BADD
HIGH	4EH/4F (default)




Accelerometer Sensor



G-Sensor Power need check



Touch screen





Green CLK Circuitry




Add +5V power for PV modify 12/18

PROJECT : X11		
Quanta Computer Inc.		
Size	Document Number	Rev
Custom	TPM/G-Sensor/G-CLK/TS/FP	1A
Date:	Monday, January 05, 2015	Sheet 27 of 40






ERD


EMI CAP




Mini Card WLAN/BT(Optional)



Support Wake Function(Reserve)




For EMI Suggestion




14" SATA ODD


Bypass CAP close conn






15" SATA ODD



ERD





HDD



PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
Custom	WLAN/NGFF/MSATA	1A
Date: Monday, January 05, 2015	Sheet	29 of 40










+0.65V_DDR_VTT 12,13
+5VS5 13,25,28,32,34,35,36,37,39
+VIN 23,26,29,31,32,34,35,36,37,38,39
+1.35VSUS 2,4,12,13




PROJECT : X11
Quanta Computer Inc.

Size	Document Number	Rev
Custom	DDR3 (RT8231A)/1.8VS5	1A
Date:	Monday, January 05, 2015	Sheet 33 of 40








Battery Connector	Pavillion	ENVY
14"	-	-
15"	-	-
17"	-	-

USB Charge Support	PR185	PR184
Pavillion	Stuff	NA
ENVY (USB charge)	NA	Stuff

UMA	Disable Page 41 、 42 、 43 ,but keep below location
Page 41	PC161 、 PC162
Page 42	PC138 、 PC144 、 PC4 、 PC148
Page 43	PC84 、 PC102 、 PC88 、 PC97 、 PC40 、 PC33

Discrete	Location	Part Number
N15S (25W)	PR155	CS29532FB10
	PC151 、 PC160	NA
	PQ21 、 PQ23 、 PQ25 、 PQ28	NA
N15P (35W)	PR155	CS31242FB13
	PC151 、 PC160	Stuff
	PQ21 、 PQ23 、 PQ25 、 PQ28	Stuff

	PROJECT : X11		
	Quanta Computer Inc.		
	Size	Document Number	Rev
Monday, January 05, 2015		40	40
Date:		Sheet	of